

## MULTIPROCESSOR MONITORING SYSTEM

1L

<b>Patent number:</b>	JP63255743
<b>Publication date:</b>	1988-10-24
<b>Inventor:</b>	INOUE SABURO
<b>Applicant:</b>	FUJITSU LTD
<b>Classification:</b>	
- international:	G06F11/16; G06F15/16
- european:	
<b>Application number:</b>	JP19870091415 19870414
<b>Priority number(s):</b>	JP19870091415 19870414

## Abstract of JP63255743

**PURPOSE:**To monitor multiple processors without providing a processor for maintenance by periodically performing one and the same contents of internal test in respective processors and collating test results of processors with one another.

**CONSTITUTION:** In each of processors (CP) (1-0)-(1-n), an internal test means 20 is started by an interrupting means 10 to execute the internal test. The result of this internal test is stored in an internal test result storage area 30 of a common memory 3 through a common bus 4. Thereafter, each CP reads the contents of the internal test result storage area 30 and successively compares the internal test result of this CP with internal test results of the other CPs. When the internal test result of the CP does not coincide with internal test results of two or more CPs, the fault of this CP is decided not only to give an alarm but also stop the operation of this CP. When the internal test result of the CP does not coincide with that of only one CP, the fault of this CP is decided and access to this CP is inhibited.

